



BENHA UNIVERSITY  
FACULTY OF ENGINEERING AT SHOUBRA

**ECE-322**  
**Electronic Circuits (B)**

Lecture #9  
CAD Fundamentals

**Instructor:**  
**Dr. Ahmad El-Banna**





# Agenda

- 1 Trend in microelectronics
- 2 The design challenges
- 3 Different design paradigms
- 4 The test problems
- 5 Intro. to the IDE



# TREND IN MICROELECTRONICS



# Moore's Law



# System on Chip & System of Systems



# THE DESIGN CHALLENGES



( 6 )

# Many Design Tasks

- System specification (functionality and requirements)
- Hardware/software trade-offs
- Architecture selection and exploration
- Analysis and simulation
- Synthesis and optimization
- Implementation
- Testing and design for testability
- Verification and validation
- Design management: cooperation between tools, design flow, etc.

# Design Objectives

- Unit cost: the cost of manufacturing each copy of the system, excluding NRE cost.
- NRE cost (Non-Recurring Engineering cost): The one-time cost of designing the system.
- Size: the physical space required by the system.
- Performance: the execution time or throughput .
- Power: the amount of power consumed by the system.
- Testability: the easiness of testing the system to make sure that it works correctly.
- Flexibility: the ability to change the functionality of the system without incurring heavy NRE cost.
- Correctness, safety, etc.





# The Main Challenges

- System complexity
- Increasing functionality and diversity
- Increasing performance
- Stringent design requirements
- Low cost and low power
- Dependability: reliability, safety and security
- Testability and flexibility
- Technology challenges for cost-efficient implementation
- Deep submicron effects (e.g., cross talk and soft errors)

## Possible Solutions:

- Powerful design methodology and CAD tools.
- Advanced architecture (modularity).
- Extensive design reuse.




# DIFFERENT DESIGN PARADIGMS





# Capture and Simulate

- The detailed design is captured in a **model**.
- The model is simulated.
- The results are used to guide the improvement of the design.
- All design decisions are made by the designers.




# Abstraction Hierarchy

- **Layout/silicon level** : The physical layout of the integrated circuits is described.
- **Circuit level** : The detailed circuits of transistors, resistors, and capacitors are described.
- **Logic (gate) level** : The design is given as gates and their interconnections.
- **Register-transfer level (RTL)** : Operations are described as transfers of values between registers.
- **Algorithmic level** : A system is described as a set of usually concurrent algorithms.
- **System level** : A system is described as a set of processors and communication channels.



# Describe and Synthesize Paradigm

- Description of a design in terms of **behavioral** specification.
- Refinement of the design towards an implementation by adding **structural** details.
- Evaluation of the design in terms of a cost function and the design is optimized w.r.t. the cost function.



# Other Paradigms


- Y-Chart
  - Behavioral, structure & physical domain
- Core-based Design
  - Reuse of IP blocks e.g. CPU, DSP,...
- Platform-based Design
  - Customized embedded processors or software

# THE TEST PROBLEMS



# Testing and its Current Practice


- Testing aims at the detection of physical faults (production errors/defects and physical failures).
- Different from the design task, testing is performed on each individual chip, after it is manufactured (volume sensitive).
- The common approach to perform testing is to utilize an Automatic Test Equipment (ATE).






# High Test Complexity

- # of transistors increases exponentially.
- # of access port remains stable.
- Implication:
  - Test Complexity Index (# of transistors per pin) increases rapidly.



# Built-In Self Test (BIST)

- Solution: Dedicated built-in hardware for implementing test functions.
  - No need for expensive ATE.
  - Speed testing.
  - Concurrent test possible.
  - Support field test and diagnosis



Source: LogicVision

# A FIRST LOOK ON THE IDE



# The Design Manager



# Browse a design

The screenshot shows the Design Manager software interface. The main window displays a project named "SCRATCH\_LIB" with a table of design units. The table has columns for Design Unit, Type, Extends, Language, and Time Stamp. Below the table, there is a "Files" section showing a tree view of the project structure, including folders for "DesignChecker" and "Documentation & Visualization".

Design Unit	Type	Extends	Language	Time Stamp
SCRATCH_LIB				
accumulator	Module		Verilog '95	Mon Sep 29 :
accumulator	Module		Verilog '95	Mon Sep 29 :
control	Module		Verilog '95	Mon Sep 29 :
control	Module		Verilog '95	Mon Sep 29 :
fibgen	Module		Verilog '95	Mon Sep 29 :
fibgen	Module		Verilog '95	Mon Sep 29 :
fibgen_tb	Module		Verilog '95	Mon Sep 29 :
fibgen_tb	Module		Verilog '95	Mon Sep 29 :
fibgen_tester	Module		Verilog '95	Mon Sep 29 :
fibgen_tester	Module		Verilog '95	Mon Sep 29 :

Files	Type	Extends	Size
DesignChecker			
Documentation & Visualization			
HTML			
Visualization			
SCRATCH_LIB			
accumulator	Module		
flow	Flow Chart		34 KB
control	Module		
fsm	State Machine		43 KB
fibgen	Module		
struct	Block Diagram		60 KB
fibgen_tb	Module		
struct	Block Diagram		33 KB
fibgen_tester	Module		
flow	Flow Chart		38 KB



# Tasks

- Install the suitable IDE to you
  - Xilinx ISE®
  - FPGA Advantage®
  - Open Source tools
    - qucs (Quite Universal Circuit Simulator)
    - ChipVault
    - ...
    - find more @ <http://www.vlsiacademy.org/open-source-cad-tools.html>
- Create a new project.
- Develop & Simulate basic logic gates e.g AND, OR, XOR, ....

- For more details, refer to:
  - **Computer Aided Design of Electronics** *course lecture notes*.
  - **The VHDL Cookbook**, *Peter J. Ashenden, 1<sup>st</sup> edition, 1990*.
- The lecture is available online at:
  - <http://bu.edu.eg/staff/ahmad.elbanna-courses/12135>
- For inquiries, send to:
  - [ahmad.elbanna@feng.bu.edu.eg](mailto:ahmad.elbanna@feng.bu.edu.eg)